



Available online at www.sciencedirect.com



Future Generation Computer Systems xxx (2004) xxx-xxx



www.elsevier.com/locate/future

## A performance prediction framework for scientific applications

### Laura Carrington\*, Allan Snavely, Nicole Wolter

San Diego Supercomputer Center, University of California, San Diego, CA, USA

#### 7 Abstract

8

9

10

11

12

16

This work presents the results of ongoing investigations in the development of a performance modeling framework, developed by the Performance Modeling and Characterization (PMaC) Lab at the San Diego Supercomputer Center. The framework is faster than traditional cycle-accurate simulation, more sophisticated than performance estimation based on system peak-performance metrics, and is shown to be effective on benchmarks and scientific applications. This paper focuses on one such functionality by investigating sensitivity studies to further understand observed and anticipated effect of both the architecture and the application

<sup>13</sup> in predicted runtime.

<sup>14</sup> © 2004 Published by Elsevier B.V.

15 Keywords: Performance modeling; Performance prediction; HPC

### 17 **1. Introduction and motivation**

Performance of a parallel application on a High 18 Performance Computing (HPC) machine is resultant 19 from at least factors of algorithm, implementation, the 20 compiler, operating system, underlying processor ar-21 chitecture, and interconnect technologies. Therefore, 22 one might conclude that performance models for sci-23 entific applications on complex systems must account 24 for all of the above system and application attributes. 25 This work shows that a framework based on simplic-26 ity, including only the major factors in performance, 27 can predict an application's performance with useful 28 accuracy. 29

\* Corresponding author. *E-mail addresses:* lnett@sdsc.edu (L. Carrington), allans@sdsc.edu (A. Snavely), wolter@sdsc.edu (N. Wolter).

This framework is designed to have tools that com-30 bine simulation and analytical modeling to automate 31 the entire performance prediction process for an ap-32 plication. The design implements easy to use tools that 33 create an accurate model in a reasonable amount of time 34 for users and centers. In previous work [6,7,22,23], this 35 framework was described and validated to accurately 36 model and improve understanding of the performance 37 for small parallel scientific kernels and applications on 38 different HPC architectures. In this research, the gen-39 eral framework is used to predict the performance of 40 scientific applications on current HPC platforms with 41 improved time cost, creating models in hours. The re-42 sults were evaluated using sensitivity studies, to further 43 explain the observed performance of the application. 44

The paper will progress as follows. A recap of the framework is described in Section 2, giving an overview of the different pieces of the framework and

<sup>1 0167-739</sup>X/\$ – see front matter © 2004 Published by Elsevier B.V.

<sup>2</sup> doi:10.1016/j.future.2004.11.019

2

how they are used in performance prediction. Section 48 3 shows results of performance predictions for three 49 different scientific applications. Section 4 illustrates 50 processor and network investigations enabled by the 51 framework on those applications. Section 5 describes 52 background and related work, some of which this re-53 search is based on. 54

#### 2. A performance modeling framework 55

In the pursuit of rapid, useful, and accurate perfor-56 mance models that can account for complexities of the 57 memory hierarchy and work with all arbitrary applica-58 tions on all arbitrary machines, the Performance Mod-59 eling and Characterization (PMaC) performance mod-60 eling framework's design is based on principles of iso-61 lation and simplicity. Measuring various performance 62 factors in isolation enables independent performance 63 investigations of each system feature as exhibited in the 64 sensitivity studies of Section 4. The simplicity princi-65 ple argues that the framework should be based on as 66 few parameters as possible while still retaining accu-67 racy. The framework is designed in such a way that it 68 provides the ability to easily add and remove significant 69 factors as needed to sufficiently depict a given appli-70 cation or system. The framework is composed of tools 71 to automate each of the components and steps in the 72 performance prediction of an application. This allows 73 anyone to feed an application through the framework 74 and arrive at a runtime prediction on any HPC system. 75

A detailed description of the framework can be found in Snavely et al. [23].

Based on the hypothesis that a parallel application's 78 performance is often dominated by two major factors: 79 (1) single processor performance and (2) use of the net-80 work, the framework was developed to model these fac-81 tors along with some of the features of modern, highly 82 complex processor. Starting simple and only adding 83 complexity when needed to account for observed per-84 formance, the framework consists of a single proces-85 sor model, combined with a communication model (see 86 Fig. 1). Clearly, there are other factors that can affect 87 performance, but often processor and network perfor-88 mance are sufficient for accurate performance predic-80 tion ( $\sim$ 10% error) while adding more factors only in-90 creases the complexity of the model with nominal gains 91  $(\sim 1-2\%)$  in accuracy [23]. 92

The single-processor and communication models both use independent Application Signatures and Machine Profiles, which are combined using Convolution Methods. An Application Signature is a summary of the operations to be carried out by an application, including memory and communication access patterns, independent of any particular machine. Application Signatures are collected via traces. For the single-processor model, 100 these are memory traces collected via the MetaSim 101 Tracer [29]. For the communication model, these are 102 MPI traces collected by MPIDtrace [30]. 103

A Machine Profile is measurements of the rates at 104 which a machine can perform basic operations, includ-105 ing message passing, memory loads and stores, and 106



Fig. 1. Performance prediction framework for a parallel application.

76

77

93

94

95

96

97

98

floating-point operations, independent of any partic-107 ular application. This data is collected via low level 108 benchmarks or probes. To arrive at a performance pre-109 diction for an application, its Application Signature is 110 mapped to the corresponding performance of the Ma-111 chine Profile of the machine on which the application 112 is being predicted, by the Convolution Methods. These 113 mappings are automated using the MetaSim Convolver 114 [31] for the single-processor model and Dimemas [30] 115 for the communications model. The convolutions of 116 the Application Signature and Machine Profile result 117 in a predicted runtime, which the application should 118 achieve on the target machine. Comparing a predicted 119 run time with the actual runtime is the method we use 120 for validating the model for that application [1]. Valida-121 tion of models for three different scientific applications 122 is presented next in Section 3. 123

### 124 **3. HPC applications and model verification**

In Sections 3.1–3.3, three scientific applications are 125 fed through the framework to predict their performance 126 on four different HPC architectures. Only small bench-127 marks were run on the target machines to collect the 128 Machine Profiles. These benchmarks only consumed 129 a few CPUs of the target machine but were used in 130 predicting performance of an application running on 131 hundreds of CPUs. The advantage of this is that typ-132 ically in building large (>1000 CPUs) HPC machines 133 a small prototype will be available long before the full 134 system can be built. The benchmarks can be run on the 135 prototype system and predict the full system before it 136 is built. 137

### 138 3.1. Parallel Ocean Program (POP)

The Parallel Ocean Program (POP) was specifically 139 developed to take advantage of high performance com-140 puter architectures. POP has been ported to a wide 141 variety of systems including IBM Power3, and IBM 142 Power4, Compaq Alpha server SC45, and Cray X1. 143 POP is used for eddy-resolving simulations of the 144 world oceans and for climate simulations as the ocean 145 component of coupled climate models. POP is an ocean 146 circulation model that solves the three-dimensional 147 primitive equations for fluid motions on the sphere un-148 der hydrostatic and Boussinesq approximations. Spa-140

tial derivatives are computed using finite-difference discretizations, formulated to handle any generalized orthogonal grid on a sphere, including dipole, and tripole grids that shift the North Pole singularity into land masses to avoid time step constraints due to grid convergence.

The x1 dataset used in this study is a coarse res-156 olution configuration that is currently being used in 157 coupled climate models. The horizontal resolution is 158 one degree  $(320 \times 384)$  and uses a displace-pole grid 159 with the pole of the grid shifted into Greenland and 160 enhanced resolution in the equatorial regions. The ver-161 tical coordinate uses 40 vertical levels with smaller 162 grid spacing near the surface to better resolve the 163 surface mixed layer. This configuration does not re-164 solve eddies, and therefore it requires the use of 165 computationally-intensive sub grid parameterizations. 166 This configuration is setup to be identical to the actual 167 production configuration of the Community Climate 168 System Model with the exception that the coupling to 169 full atmosphere, ice and land models have been re-170 placed by analytic surface forcing. 171

We applied the modeling framework to POP on the 172 x1 dataset. Table 1 shows real versus model-predicted 173 wall-clock execution times for several machines at sev-174 eral processor counts. POP execution times are more 175 typically reported in seconds-per-simulation-day. An 176 error of around 20% is considered acceptable to our 177 user/funding agency for the purpose of getting a gen-178 eral idea of the application's performance on the target 179 machine. The table of results shows that all predictions 180 were below the acceptable limit and some were signifi-181 cantly lower. This confirms that the performance model 182 for POP is robust on all the machines modeled. 183

### 3.2. Navy Layered Ocean Model (NLOM)

The Navy's hydrodynamic (iso-pycnal) non-linear 185 primitive equation layered ocean circulation model 186 has been used at NOARL for more than 10 years for 187 simulations of the ocean circulation in the Gulf of 188 Mexico, Caribbean, Pacific, Atlantic, and other seas 189 and oceans. The model retains the free surface and 190 uses semi-implicit time schemes that treat all gravity 191 waves implicitly. NLOM consumes a significant por-192 tion of all cycles on the supercomputers run by DoD's 193 High Performance Computing Modernization Program 194 (HPCMP). 195

L. Carrington et al. / Future Generation Computer Systems xxx (2004) xxx-xxx

A synthetic benchmark called synNLOM was de-196 signed by HPCMP to behave similar to the real NLOM 197 application and has been used to evaluate vendors vying 198 for DoD TI-02 procurements. Even though synNLOM 199 is termed a "benchmark" it is really a representative 200 production problem and runs for more than 1 h on 28 201 CPUs on an IBM Power3 system. The framework was 202 applied to both synNLOM and "real" NLOM, those 203 results are shown in Tables 2 and 3 below. SynNLOM 204 was run with data from the Gulf of Mexico on 28 and 205 56 processors NLOM was run with same data on 56 206 and 112 CPUs. 207

Tables 2 and 3 show that for both applications the 208 error was below the acceptable limit except for one 200 case where the error was only slightly above the limit. 210 Showing that even for large and complex applications 211 the framework remains accurate in predicting perfor-212 mance of HPC machines. 213

### 3.3. Cobalt 60

Cobalt 60 is an unstructured Euler/Navier-Stokes 215 flow solver that is routinely used to provide quick, 216 accurate aerodynamic solutions to complex CFD 217 problems. Cobalt 60 handles arbitrary cell types as 218 well as hybrid grids that give the user added flex-219 ibility in their design environment. It is a robust 220 HPC application that solves the compressible Navier-221 Stokes equations using an unstructured Navier-Stokes 222 solver. It uses Detached Eddy Simulation (DES) 223 which is a combination of Reynolds-averaged Navier-224 Stokes(RANS) models and Large Eddy Simulation 225 (LES). 226

Cobalt 60 was modeled for two systems on four dif-227 ferent processor counts; the results are seen in Table 4. 228 The results show the error remained below the accept-229 able limit for all predictions validating the performance 230 model for this application. 231

For all three applications, the accuracy of the per-232 formance models was confirmed by the fact that error 233 was below the acceptable limit for all predictions but 234 one, in which the error was only slightly above the limit. 235 Once a performance model is verified as being accurate, 236 one can investigate different performance factors of the 237 hardware and how they affect the application's over-238 all performance. These sensitivity studies were done 239 on two of the application and described in Section 240 4.

# of	Blue Hor	izon (IBM	PWR38-way)	Lemieux	(Compaq St	C45)	Longhorr	1 (IBM PWF	(4)	Seaborg (	(IBM PWR3	16-way)	Cray X1		
CPUS	Real time (s)	Predicted time (s)	% Error	Real time (s)	Predicted time (s)	% Error	Real time (s)	Predicted time (s)	% Error	Real time (s)	Predicted time (s)	% Error	Real time (s)	Predicted time (s)	% Error
16	204.92	214.29	5	125.35	125.75	0	93.94	95.15	1	204.3	200.07	-2	9.21	9.79	6.3
32	115.23	118.25	33	64.02	71.49	11	51.38	53.30	4	108.16	123.10	14			
<b>2</b> 0	62.64	63.03	-1	35.04	36.55	4	27.46	24.45	-11	54.07	63.19	17			
128	46.77	40.60	-13	22.76	20.35	-11	19.65	15.99	-16	45.27	42.35	9-			
Where	% Frror – (	Predicted_1	2 eal)/Real ~ 10												

Real vs. Predicted-by-Model wall-clock times for POP

Table 1

DTD 5

Т

Table 2

### **ARTICLE IN PRESS**

#### L. Carrington et al. / Future Generation Computer Systems xxx (2004) xxx-xxx

rediction of NLOW ap	plication on two machines				
Blue Horizon (IB	M PWR38-way)		Lemieux (Compa	q SC45)	
Real time (s)	Predicted time (s)	% Error	Real time (s)	Predicted time(s)	% Error
2385.8	2383.0	-0.1	1300.5	1220.3	-6.2
1220.4	1211.8	-0.7	809.7	618.7	-23.6
	Blue Horizon (IB Real time (s) 2385.8 1220.4	Blue Horizon (IBM PWR38-way)       Real time (s)     Predicted time (s)       2385.8     2383.0       1220.4     1211.8	Blue Horizon (IBM PWR38-way)           Real time (s)         Predicted time (s)         % Error           2385.8         2383.0         -0.1           1220.4         1211.8         -0.7	Blue Horizon (IBM PWR38-way)Lemieux (Compa Real time (s)Real time (s)Predicted time (s)% ErrorReal time (s)2385.82383.0-0.11300.51220.41211.8-0.7809.7	Lemicus (Compaq SC45)Blue Horizon (IBM PWR38-way)Lemicus (Compaq SC45)Real time (s)Predicted time (s)% Error2385.82383.0-0.11300.51220.31220.41211.8-0.7809.7618.7

Table 3

Performance prediction of SynNLOM application on two machines

Performance prediction of NI OM application on two machine

# of CPUs	Blue Horizon (IB	M PWR38-way)		Lemieux (Compaq SC45)		
	Real time (s)	Predicted time (s)	% Error	Real time (s)	Predicted time(s)	% Error
56	4432	4611	4.0	2066.1	1816.4	-12.1
112	2356.0	2144.7	-9.0	1226.1	1218.6	-0.6

Table 4

Performance prediction of Cobalt 60 application on two machines

# of CPUs	Blue Horizon (IB	SM PWR3)		Lemieux (Compa	nq SC45)	
	Real time (s)	Predicted time (s)	% Error	Real time (s)	Predicted time(s)	% Error
16	1132.3	1145.5	1.2	766.4	786.3	2.5
32	553.8	568.9	2.7	337.0	284.7	-12.4
64	297.8	313.2	4.9	174.8	215.1	18.7
128	181.9	204.8	12.9	110.4	134.9	18.2

#### 4. Performance sensitivity studies

Reporting the accuracy of performance models in 242 terms of model-predicted time versus observed time 243 (as in the Section 3) is a validating step for obtaining 244 confidence in the model. A more interesting, useful, 245 and challenging endeavor is to explain and quantify 246 observed performance differences of an application on 247 different architectures. The model can also be used to 248 play "what if" scenarios, such as "what if the network 249 had twice the bandwidth, how would that affect the 250 application's performance". In this work, the perfor-251 mance difference of POP is investigated between two 252 machines, Lemieux (SC45) and Blue Horizon (PWR3). 253

For example, it is clear from Table 1 in Section 3 that 254 Lemieux (SC45) is faster across-the-board, for POP 255 running the x1 data set, than Blue Horizon (PWR3). 256 The question is why? Lemieux has faster processors 257 (1000 MHz versus 375 MHz) with theoretical peak 258 MFLOPS of 2000 versus 1500 for Blue Horizon. 259 Lemieux also has a lower-latency network (measured 260 ping-pong latency of about  $9 \,\mu s$  versus about  $20 \,\mu s$ ) 261 but Blue Horizon's network has the higher bandwidth 262

(ping-pong bandwidth measured at about 350 MB/s versus 260 MB/s with the PMaC probes). One can conjecture that POP performance is more sensitive to processor performance and network latency than network bandwidth, but with sensitivity studies we can go one step further and support that conjecture with data. 268

With a model that can accurately predict applica-269 tion performance based on properties of the code and 270 the machine, precise modeling experiments can be car-271 ried out, such as those represented in Fig. 2 with details 272 in Table 5. The model is used to perturb the Power3-273 based, Colony switch Blue Horizon (BH), system into 274 the Alpha SC45-based, Quadrics switch (TCS), sys-275 tem by replacing components one by one and doing a 276 prediction of the new hypothetical machine with each 277 new component. The base system of BH is perturbed 278 by changing network bandwidth, network latency, and 279 processor "performance", to finally arrive at a machine 280 that represents the SC45. Note that processor "per-281 formance" captures the improved performance of the 282 floating-point rate as well as the memory bandwidth. 283 Fig. 2 represents a series of cases modeling the pertur-284 bation of BH to TCS, going from left to right. The bar 285

L. Carrington et al. / Future Generation Computer Systems xxx (2004) xxx-xxx



Fig. 2. Sensitivity study of POP on 16 CPUs.

for each case represents the performance of POP on 16
 processors normalized to the performance of BH.

- *Case 1* is the base case normalized to the performance of BH.
- Case 2 models the effect of reducing the bandwidth of BH's network to that of a single rail of the Quadrics switch. There is no discernable performance effect to the POP application, at this size, in changing in peak network bandwidth from 350 MB/s to 260 MBs.
- Case 3 models the effect of reducing network latency of the Colony switch to that of the Quadrics switch. There is a significant performance improvement noted by switching the 20 µs latency of the
- Colony switch to 9 µs latency of the Quadrics switch.
   This is because the barotropic calculations in POP
   at this size are latency sensitive.
- *Case 4* uses Quadrics latency and bandwidth for completeness.
- *Case 5* models the Colony switch latencies and bandwidths but replace the Pwr3 processors and local memory subsystem with that of the Alpha SC45.

There is a substantial improvement in performance308due mainly to the faster memory subsystem of the309Alpha. The Alpha can load stride-1 data from its L2310cache at about twice the rate of the Power3 and this311benefits POP significantly.312

• *Case 6* shows the values of TCS performance, processor and memory subsystem speed, network bandwidth and latency, as a ratio to BH's values. 313

The higher level point from the above exercise is that the model can quantify the performance impact of each machine hardware component. One can carry out this exercise for any size POP problem as well as for NLOM, Cobalt 60, or any application modeled via the framework. 321

As an abstraction from a specific architecture com-322 parison study such as the above, one can use the model 323 to generate a machine-independent performance sen-324 sitivity study. As an example, Fig. 3 indicates the per-325 formance impact on a 128 CPU POP run for quadru-326 pling the speed of the CPU and memory subsystem 327 (lumped together, we call this processor), quadrupling 328 network bandwidth, cutting network latency by 4, and 329

Case number	Prediction (s)	CPU-memory subsystem ratio	NW ping–pong BW (MB/s)	SMP Node BW (MB/s)	NW ping–pong latency (μs)	SMP Node latency (µs)
1	42.07	1.00	350	370	19	19
2	41.71	1.00	269	552	19	19
3	32.46	1.00	269	552	5	4.6
4	32.43	1.00	350	370	5	4.6
5	30.41	1.69	350	370	19	19
6	20.35	1.69	269	552	5	4.6

 Table 5

 Model parameters for POP used in Fig. 2

L. Carrington et al. / Future Generation Computer Systems xxx (2004) xxx-xxx



Fig. 3. POP Performance sensitivity study for 128 CPUs.

various combinations of these four-fold hardware im-330 provements. Case 1 represents the base performance of 331 POP run on Blue Horizon. Case 2 illustrates the per-332 formance effects that POP would see if the processor 333 on Blue Horizon were to get a performance increase of 334 four-fold. Case 3 represents Blue Horizon with a com-335 plete network upgrade with four-fold improvements to 336 the network latency and bandwidth. Case 4 shows the 337 performance effects of a network improvement local-338 ized to just a four-fold improvement in latency and 330 Case 5 shows similar affects for improvements in just 340 bandwidth. It is understood that given the gap between 341 memory and floating-point performance on a processor 342 that increasing both these components by an even fac-343 tor of four is not realistic. But the results of Case 2 can 344 show if processor performance is a significant factor 345 worthy of further studies to split the individual compo-346 nents of memory and floating-point performance. 347

At this size, POP is quite sensitive to processor, 348 (faster processor and memory subsystem) seen in the 349 Case 2 results, and somewhat sensitive to latency 350 (Case 4) because of the communications-bound, small-351 messages, barotropic portion of the calculation and 352 fairly insensitive to bandwidth (Case 5). The higher-353 level impact is that performance models enable "what-354 if" examinations for implications of improving the tar-355 get machine in various dimensions. Thus, purchas-356 ing upgrades or future machines to run this applica-357 tion would benefit the application most by focusing 358 resources on better processors and lower latency net-359 works. 360

Fig. 4 illustrates a similar study done on the application synNLOM, but this study provides "zoom in"361on the processor performance factor for synNLOM. In<br/>the above results for POP, the processor improvements<br/>show modeled execution time decreases from having363





L. Carrington et al. / Future Generation Computer Systems xxx (2004) xxx-xxx

a four-times better processor (Case 2) with respect 366 to MHz (implying four-fold improvement to floating-367 point issue rate) but also implicit in "four-times better 368 processor" is quadruple bandwidth and 1/4th latency to 369 all levels of the memory hierarchy (unfortunately this 370 may be hard or expensive to achieve architecturally!). 371 Fig. 4 shows how much better a processor would per-372 form relative to the Power 3 processor for synNLOM if 373 it had Case 2:  $2 \times$  issue rate: Case 3:  $4 \times$  issue rate: Case 374 4:  $2 \times$  issue rate and  $2 \times$  faster L2 cache: Case 5: base is-375 sue rate of  $4 \times 375$  MHz but  $4 \times$  faster L2 cache. From 376 the results in Fig. 4, it appears that SynLOM at this 377 size is compute-bound between communication events 378 and would benefit significantly from a faster processor 379 clock, even without improving L2 cache. Not shown 380 but discoverable via the model is that synNLOM is 381 somewhat more network bandwidth sensitive than POP 382 because it sends less frequent, larger messages. 383

The third example using application Cobalt 60, 384 modeled performance sensitivity of 32 CPU Cobalt 60 385 to faster network and faster node, shown in Fig. 5. This 386 study was conducted in a way similar to Fig. 4 with 387 four-fold increases to processor performance, network 388 latency, and network bandwidth. Case 1 represents the 389 base performance of Cobalt 60 on Blue Horizon. Case 2 390 represents the performance increase of four-fold to the 391 processor both floating-point rate and memory band-392 width. Case 3 illustrates the performance increases due 393 to both network bandwidth and latency. Case 4 repre-394 sents performance increase due to improved network 395 latency and Case 5 shows performance increases due 396 to improved network bandwidth. Case 2 shows Cobalt 397 60's sensitivity to improvements in the processor per-398

formance at this size, this remains true at larger pro-<br/>cessor counts. Cases 3–5 illustrate how network per-<br/>formance upgrades would not benefit this application.399formance upgrades would not benefit this application.<br/>Further studies could be performed to determine which<br/>component of the processor, memory or floating-point<br/>rate, have the most influence in application perfor-<br/>mance.400formance upgrades would not benefit this application.<br/>formance upgrades would not benefit this application.401formance upgrades would not benefit this application.<br/>formance upgrades would not benefit this application.402formance upgrades would not benefit this application.<br/>formance upgrades would not benefit this application.402formance upgrades would not benefit this application.<br/>rate, have the most influence in application perfor-<br/>mance.403

#### 5. Background and related work

Methods for performance evaluations can be broken 407 down into two areas [25]: structural models and func-408 tional and analytical models. Structural models use de-409 scriptions of individual system components and their 410 interactions, such as detailed simulation models. The 411 second area, functional and analytical models, sepa-412 rates the performance factors of a system to create a 413 mathematical model. 414

406

The use of detailed or cycle-accurate simulators in 415 performance evaluation has been used by many re-416 searchers [2,3,5,17,26]. Detailed simulators are nor-417 mally built by manufactures during the design stage of 418 an architecture to aid in the design. For parallel ma-419 chines, two simulators might be used, one for the pro-420 cessor and one for the network. These simulators have 421 the advantage of automating performance prediction 422 from the user's standpoint. The disadvantage is that 423 these simulators are proprietary and often not available 424 to HPC users and Centers. Also, because they capture 425 all the behaviors of the processors, simulations can take 426 on an upwards of 1,000,000 times longer, than the real 427 runtime of the application [14]. This means, to simu-428





FUTURE 1297 1-11

L. Carrington et al. / Future Generation Computer Systems xxx (2004) xxx-xxx

late 1 h of an application it could take approximately 420 114 years of CPU time. Direct execution methods are 430 commonly used to accelerate architectural simulations 431 [9] but they still can have large slowdowns. To avoid 432 these large computational costs, cycle-accurate simu-433 lators are usually only used to simulate a few seconds 434 of an application. This causes a modeling dilemma, 435 for most scientific applications the complete behav-436 ior cannot be captured in a few seconds of a produc-437 tion run. Applications rarely spend all their time in 438 one routine and their behavior may change as the ap-430 plication progresses through its simulation (in some 440 cases the actual physics of the problem being solved 441 changes). 442

Cycle-accurate simulators are limited to only work 443 in modeling the behavior of the processor for which 444 they were developed, so they are not applicable to 445 other architectures. In addition, the accuracy of cycle-446 accurate simulation can be questionable. Gibson et al. 447 [10] showed that simulators that model many architec-448 tural features have many possible sources for error, re-449 sulting in complex simulators that produce greater than 450 50% error. This work suggested that simple simulators 451 are sometimes more accurate than complex ones. 452

In the second area of performance evaluation, func-453 tional and analytical models, the performance of an 454 application on the target machine can be described by 455 a complex mathematical equation. When the equation 456 is fed with the proper input values to describe the tar-457 get machine, the calculation yields a wall clock time 458 for that application on the target machine. Various fla-459 vors of these methods for developing these models have 460 been researched. Below is a brief summary of some of 461 this work but due to space limitations it is not meant to 462 be inclusive of all. 463

Saavedra and Smith [18–20] proposed applications 464 modeling as a collection of independent Abstract FOR-465 TRAN Machine tasks. Each abstract task was measured 466 on the target machine and then a linear model was used 467 to predict execution time. In order to include the ef-468 fects of memory system, they measured miss penalties 469 and miss rates to include in the total overhead. These 470 simple models worked well on the simpler processors 471 and shallower memory-hierarchies of the mid 1990s. 472 The models now need to be improved to account for 473 increases in the complexity of parallel architectures in-474 cluding processors, memory subsystems, and intercon-475 nects. 476

For parallel system predictions, Mendes and Reed 477 [15,16] proposed a cross-platform approach. Traces 478 were used to record the explicit communications 479 among nodes and to build a directed graph based on the 480 trace. Sub-graph isomorphism was then used to study 481 trace stability and to transform the trace for different 482 machine specifications. This approach has merit and 483 needs to be integrated into a full system for applica-484 tions tracing and modeling of deep memory hierarchies 485 in order to be practically useful today. 486

Simon and Wierun [21] proposed to use a Concur-487 rent Task Graph to model applications. A Concurrent 488 Task Graph is a directed acyclic graph whose edges 489 represent the dependence relationship between nodes. 490 In order to predict the execution time, it was proposed 491 to have different models to compute the communica-492 tion overhead, (FCFS queue for SMP and Bandwidth 493 Latency model for MPI) with models for performance 494 between communications events. As above, these sim-495 ple models worked better in the mid 1990s than today. 496

Crovella and LeBlanc [8] proposed complete, orthogonal and meaningful methods to classify all the possible overheads in parallel computation environments and to predict the algorithm performance based on the overhead analysis. Our work adopts their useful nomenclature.

Xu et al. [27] proposed a semi-empirical multipro-503 cessor performance prediction scheme. For a given 504 application and machine specification, the application 505 first is instantiated to thread graphs which reveal all 506 the possible communications (implicit or explicit) dur-507 ing the computation. They then measured the delay of 508 all the possible communication on the target machine 509 to compute the elapsed time of communication in the 510 thread graph. For the execution time, of each segment 511 in the thread graph between communications, they use 512 partial measurement and loop iteration estimation to 513 predict the execution time. The general idea of predic-514 tion from partial measurement is adopted here. 515

Abandah and Davidson [1] and Boyd et al. [4] proposed hierarchical modeling methods for parallel machines that is kindred in spirit to our work, and was effective on machines in the early and mid 1990s. 519

A group of expert performance modelers at Los 520 Alamos have been perfecting the analytical model of 521 two applications important to their workload for years 522 [11,12,13,28]. These models are quite accurate in their 523 predictions, although the methods for creating them are 524

10

time consuming and not necessarily easily done by nonexpert user [24]. Also, the models require input related
to the applications data set that is not automated.

### 528 6. Conclusions

The performance prediction framework has been 529 proven effective for creating models of complex sci-530 entific applications. Performance predictions and sen-531 sitivity studies were exhibited and shown to be useful 532 in determining which architectural features will best 533 benefit a workload. It is reasonable to make procure-534 ment decisions based on the computational demands 535 of the target workload. As a trivial example, if one's 536 workload required more resources for the synLOM ap-537 plication and less for POP, one would be willing to 538 spend more money to improve network bandwidth. It 539 is reasonable to tune current systems and influence the 540 implementation of near-future systems informed by the 541 computational demands of the target workload with the 542 performance information from the application models. 543 It is also reasonable to design future systems based on 544 the quantified performance implications of hardware 545 features for characterized workloads. 546

### 547 Acknowledgments

This work was sponsored in part by the Department 548 of Energy Office of Science through SciDAC award 549 "High-End Computer System Performance: Science 550 and Engineering". This work was sponsored in part by 551 a grant from the Department of Defense High Perfor-552 mance Computing Modernization Program (HPCMP) 553 and the National Security Agency. This research was 554 supported in part by NSF cooperative agreement ACI-555 9619020 through computing resources provided by the 556 National Partnership for Advanced Computational In-557 frastructure at the San Diego Supercomputer Center. 558 Computer time was provided by the Pittsburgh Su-559 percomputer Center, the Texas Advanced Computing 560 Center, and the National Energy Research Scientific 561 Computing Center. We would also like to acknowl-562 edge the European Center for Parallelism of Barcelona, 563 Technical University of Barcelona (CEPBA) for their 564 continued support of their profiling and simulation 565 tools.

#### References

- G. Abandah, E.S. Davidson, Modeling the communication performance of the IBM SP2, in: Proceedings of the International Parallel Processing Symposium, April, 1996, pp. 249–257.
- [2] R.S. Ballansc, J.A. Cocke, H.G. Kolsky, The Lookahead Unit, Planning a Computer System, McGraw-Hill, New York, 1962.
- [3] L.T. Boland, G.D. Granito, A.V. Marcotte, B.V. Messina, J.W. Smith, The IBM system 360/Model9: storage system, IBM J. Res. Dev. 11 (1967) 54–79.
- [4] E.L. Boyd, W. Azeem, H.H. Lee, T.P. Shih, S.H. Hung, E.S. Davidson, A hierarchical approach to modeling and improving the performance of scientific applications on the KSR1, in: Proceedings of the 1994 International Conference on Parallel Processing, vol. 3, 1994, pp. 188–192.
- [5] D. Burger, T.M. Austin, S. Bennett, Evaluating Future Microprocessors: The Simplescalar Tool Set, Technical Report CS-TR-1996-1308, University of Wisconsin-Madison, 1996.
- [6] L. Carrington, A. Snavely, X. Gao, N. Wolter, Performance Prediction Framework for Scientific Applications ICCS Performance Modeling Workshop, Melbourne, June, 2003.
- [7] L. Carrington, N. Wolter, A. Snavely, A framework for Application Performance Prediction to enable Scalability understanding, Scaling to New Heights Workshop, Pittsburgh, May, 2002.
- [8] M.E. Crovella, T.J. LeBlanc, Parallel Performance Prediction using Lost Cycles Analysis, SuperComputing 1994 (1994) 600–609.
- [9] B. Falsafi, D.A. Wood, Modeling Cost/Performance of a Parallel Computer Simulator, ACM Transact. Model. Comput. Simul. 7 (1) (1997) 104–130.
- [10] J. Gibson, R. Kunz, D. Ofelt, M. Horowitz, J. Hennessy, M. Heinrich, FLASH vs. (Simulated) FLASH: closing the Simulation Loop, in: Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), November, 2000, pp. 49–58.
- [11] A. Hosie, L. Olaf, H. Wasserman, Performance analysis of Wavefront Algorithms on Very-Large Scale Distributed Systems, Springer's Lect. Notes Control Inf. Sci. 249 (1999) 171.
- [12] A. Hosie, L. Olaf, H. Wasserman, Scalability analysis of Multidimensional Wavefront Algorithms on Large-Scale SMP Clusters, in: Proceedings of Frontiers of Massively Parallel Computing'99, Annapolis, MD, February, 1999.
- [13] D.J. Kerbyson, A. Hoisie, H.J. Wasserman, Modeling the performance of Large-Scale Systems, Keynote paper, UK Performance Engineering Workshop (UKPEW03) July, 2003.
- [14] J. Lo, S. Egger, J. Emer, H. Levy, R. Stamm, D. Tullsen, Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading, ACM Transact. Comput. Syst. (August 1997).
- [15] C.L. Mendes, D.A. Reed, Integrated Compilation and Scalability Analysis for Parallel Systems, IEEE PACT (1998).
- [16] C.L. Mendes, D.A. Reed, Performance stability and prediction, in: IEEE/USP International Workshop on High Performance Computing, 1994.
- [17] J.O. Murphey, R.M. Wade, The IBM 360/195, Datamation 16 (4) (1970) 72–79.

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

#### L. Carrington et al. / Future Generation Computer Systems xxx (2004) xxx-xxx

[18] R.H. Saavedra, A.J. Smith, Measuring Cache and TLB performance and their effect on Benchmark run times, IEEE Transact.

624 Comput. 44 (10) (1995) 1223–1235.

DTD 5

- [19] R.H. Saavedra, A.J. Smith, Analysis of Benchmark characteris tics and Benchmark performance prediction, TOCS14 4 (1996)
   344–384.
- [20] R.H. Saavedra, A.J. Smith, Performance characterization of Op timizing Compilers, TSE21 7 (1995) 615–628.
- [21] J. Simon, J. Wierun, Accurate performance prediction for Mas sively Parallel Systems and its applications, Euro-Par 2 (1996)
   675–688.
- [22] A. Snavely, N. Wolter, L. Carrington, Modeling application per formance by Convolving Machine Signatures with Application
   Profiles, in: IEEE Fourth Annual Workshop on Workload Char acterization, Austin, December, 2001.
- [23] A. Snavely, N. Wolter, L. Carrington, R. Badia, J. Labarta, A.
   Purkasthaya, A framework to enable Performance Modeling
   and Prediction, Supercomputing (2002).
- [24] A. Spooner, D. Kerbyson, Identification of performance characteristics from Multi-view Trace Analysis, in: Proceedings of the International Conference on Computational Science (ICCS), Part 3, vol. 2659, 2003, pp. 936–945.
- Experimental Laboratory
   Experimentation
   Experimentation
- 647 [26] G.S. Tjaden, M.J. Flynn, Detection, Parallel execution of in 648 dependent instructions, IEEE Trans. Comput. C-19 (1970)
   649 889–895.
- [27] Z. Xu, X. Zhang, L. Sun, Semi-empirical Multiprocessor Per formance Predictions, JPDC 39 (1996) 14–28.
- [28] L. Yong, L.M. Olaf, H. Wasserman, Development and valida tion of a Hierarchical Memory Model incorporating CPU- and
   Memory-Operation Overlap, in: Proceedings of the First In ternational Workshop on Software and Performance Santa Fe,
   NM, 1996, pp. 152–163.
- 657 [29] http://www.sdsc.edu/pmac/MetaSim/Tracer/tracer.html.
- 658 [30] http://www.cepba.upc.es/.
- 659 [31] http://www.sdsc.edu/pmac/MetaSim/Convolver/convolver.html.





**Dr. Carrington** works in the Performance Modeling and Characterization (PMaC) Lab at the San Diego Supercomputer Center. This work involves developing a framework to model and predict the performance of scientific applications on High Performance Computing (HPC) systems. Funded in part by a DoD grant to predict the performance of key DoD applications on a number of different HPC systems.



Dr. Snavely is an expert in high perfor-670 mance computing. He has contributed to 671 the development of a number of strategies 672 for working around the Von Neumann bot-673 tleneck to deliver fast time-to-solution for 674 scientific applications. These include fun-675 damental studies in modeling to understand 676 the factors that effect performance; also 677 architectural innovations including multi-678 threaded computing, and computing with 679 field-programmable gate arrays (FPGAs). 680

Snavely's current research involves the design and optimization of 681 complex systems (including supercomputers and computing Grids) 682 drawing on principles of economics and statistics and leveraging re-683 configurability. Snavely is leader of the Performance Modeling and 684 Characterization Laboratory (PMaC) at the San Diego Supercom-685 puting Center (SDSC), charged with understanding and addressing 686 factors that affect performance on large supercomputers and Grids. 687 Current grants include a DoD effort for developing accurate perfor-688 mance models for applications on HPC systems, one to participate in 680 the Performance Evaluation Research Center (PERC) involving DoE 690 labs and universities for which he is technical lead for modeling and 691 analysis, an NSF STI grant to design Grid Benchmarks, and an NSF 692 NGS grant to measure and model the performance of deep memory 693 hierarchies. Snavely is a founding member of the Grid Benchmarking 694 Research Group in the Global Grid Forum with a charge to develop 695 meaningful metrics for Grid performance. 696



Nicole Wolter works for the Performance 697 Modeling and Characterization Lab at the 698 San Diego Supercomputer Center. Current 699 research involves the performance impact 700 of memory access patterns across different 701 HPC platforms, and Performance modeling 702 of scientific applications on HPC systems. 703 Nicole has her Bachelor of Science Degree 704 from San Diego State University in Com-705 puter Science. 706